[Hackrf-dev] My code for Si5351 configuration, LPC clock tree configuration, bit-banding functions

Michael Ossmann mike at ossmann.com
Wed Jun 6 21:57:31 EDT 2012

Previous message: [Hackrf-dev] My code for Si5351 configuration, LPC clock tree configuration, bit-banding functions
Next message: [Hackrf-dev] My code for Si5351 configuration, LPC clock tree configuration, bit-banding functions
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Is there a reason you configured PLL1 in multiple stages? Can I just
configure it to 17x and enable?

Previous message: [Hackrf-dev] My code for Si5351 configuration, LPC clock tree configuration, bit-banding functions
Next message: [Hackrf-dev] My code for Si5351 configuration, LPC clock tree configuration, bit-banding functions
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the HackRF-dev mailing list